PNS SCHOOL OF ENGG. & TECH., MARSHAGHAI DEPARTMENT OF COMPUTER SCIENCE & ENGINEERING						
BRANCH :	SEMESTER : 3RD NO. OF DAYS PER WEEK CLASS ALLOTTED : 05		LESSON PLAN NAME OF THE TEACHING FACULTY :			
COMP. SC. & ENGINEERING			MR. ADITYA NARAYAN JENA			
SUBJECT : DIGITAL ELECTRONICS			SEMESTER FROM DATE : 15.09.2022 TO 22.12.2022			
CHAPTER	MONTH		TOPIC TO BE COVERED			
	SEP		NUMBER SYSTEM-BINARY, OCTAL, DECIMAL, HEXADECIMAL NUMBER SYSTEM			
			CONVERSION OF BINARY/OCTAL/HEXADECIMAL NUMBER SYSTEM INTO DECIMAL NUMBER SYSTEM			
			CONVERSION OF DECIMAL NUMBER SYSTEM INTO			
			BINARY/OCTAL/HEXADECIMAL NUMBER SYSTEM CONVERSION OF BINARY TO OCTAL, OCTAL TO BINARY, BINARY TO HEXADECIMAL.HEXADECIMAL NUMBER SYSTEM INTO BINARY			
			NUMBER SYSTEM OCTAL TO HEXADECIMAL, HEXADECIMAL TO OCTAL NUMBER SYSTEM			
			BINARY ARITHMATIC			
BASICS OF DIGITAL ELECTRONICS		24.09.22	(ADDITION,SUBTRACTION,MULTIPLICATION,DIVISION) 1'S COMPLEMENT,2'S COMPLEMENT AND SUBTRACTION OF BINARY NUMBER USING COMPLEMENT METHOD			
			BINARY CODES(BCD,XS-3,GRAY CODE)			
			LOGIC GATES(AND, OR, NOT, NAND, NOR, EX-OR, EX-NOR)-			
			SYMBOL, EXPRESSION, TRUTH TABLE AND TIMING DIAGRAM.			
			UNIVERSAL GATES AND ITS REALIZATION (USING NAND GATES ).			
	ост		UNIVERSAL GATES AND ITS REALIZATION (USING NOR GATES).			
		10.10.22	BOOLEAN ALGEBRA, BOOLEAN EXPRESSIONS, DEMORGAN'S THEOREM.			
		11.10.22	SOP,STANDARD SOP,MIN TERM			
			POS,STANDARD POS,MAX TERM			
			2-VARIABLE, 3-VARIABLE, 4-VARIABLE K-MAP			
			SIMPLIFICATION OF SOP AND POS EXPRESSION USING K-MAP DON'T CARE CONDITIONS.			
			CONCEPT OF CLC, HALF ADDER WORKING AND LOGIC DIAGRAM			
COMBINATIONAL LOGIC CIRCUITS	OCT NOV		FULL ADDER WORKING, TRUTH TABLE, LOGIC DIAGRAM			
			HALF SUBTRACTOR, FULL SUBTRACTOR WORKING, TRUTH TABLE, LOGIC			
			DIAGRAM			
		27.10.22	SERIAL AND PARALLEL BINARY 4-BIT ADDER WORKING			
			DECODER,ENCODER			
			4:1 MUX,1:4 DMUX WORKING,LOGIC DIAGRAM			
			2-BIT COMPARATOR,3-BIT COMPARATOR WORKING SEVEN SEGMENT DECODER(CONCEPT,LOGIC CIRCUIT,TRUTH			
		02.11.22	TABLE, APPLICATION)			
SEQUENTIAL LOGIC CIRCUITS	NOV	03.11.22	SLC, TYPES OF SLC, DIFFERENCE BETWEEN CLC AND SLC, CONCEPT OF			
			CLOCK AND TRIGGERING			
			NOR BASED SR-FF AND NAND-BASED SR-FF WORKING			
			CLOCKED SR FLIP-FLOP,D-FF WORKING			
			CLOCKED JK FLIP-FLOP WORKING, CLOCKED T-FF			
			RACE AROUND CONDITION, MASTER-SLAVE JK-FF			
			WORKING, APPLICATION OF FLIP-FLOPS			

REGISTERS, MEMORIES & PLD	NOV		SHIFT REGISTERS-SERIAL-IN SERIAL-OUT(SIPO) WORKING
			SERIAL-IN PARALLEL-OUT(SIPO)
		17.11.22	CLASS TEST
			PARALLEL-IN SERIAL-OUT (PIPO) WORKING
		21.11.22	PARALLEL-IN PARALLEL-OUT (PIPO) WORKING
		22.11.22	UNIVERSAL SHIFT REGISTER AND ITS APPLICATION.
			DEFINE COUNTER, TYPES OF COUNTER AND ITS APPLICATIONS.
		26.11.22	4-BIT RIPPLE COUNTER WORKING, TIMING DIAGRAM
		28.11.22	BINARY COUNTER WORKING
		29.11.22	DECADE COUNTER WORKING
		30.11.22	SYNCHRONOUS COUNTER WORKING
	DEC	01.12.22	RING COUNTER WORKING
		03.12.22	CONCEPT OF MEMORIES, TYPES
		05.12.22	RAM,STATIC RAM, DYNAMIC RAM
			ROM,ITS TYPES
		07.12.22	BASIC CONCEPT OF PLD, APPLICATION PLD
A/D AND D/A CONVERTERS	DEC	08.12.22	NECESSITY OF A/D AND D/A CONVERTER
		10.12.22	D/A CONVERSION USING WEIGHTED RESISTORS METHOD
		12.12.22	D/A CONVERSION USING R-2R LADDER (WEIGHTED RESISTORS)
		]	NETWORK.
		13.12.22	A/D CONVERSION USING COUNTER METHOD
			A/D CONVERSION USING SUCCESSIVE APPROXIMATE METHOD
LOGIC FAMILIES	DEC	15.12.22	VARIOUS LOGIC FAMILIES & TYPES ACCORDING TO THE IC
		]	FABRICATION PROCESS.
		17.12.22	CHARACTERISTICS OF DIGITAL ICS-PROPAGATION DELAY, FAN- OUT,
			FAN-IN.
		19.12.22	POWER DISSIPATION, NOISE MARGIN, POWER SUPPLY REQUIREMENT,
			AND SPEED WITH REFERENCE TO LOGIC FAMILIES
			FEATURES, CIRCUIT OPERATION; APPLICATIONS OF TTL (NAND)
			FEATURES, CIRCUIT OPERATION; APPLICATIONS OF CMOS (NAND)
			FEATURES, CIRCUIT OPERATION; APPLICATIONS OF CMOS (NOR)
		-5.15.55	

Distarcajon Serain

Aditya Nanayan Jena

SIGNATURE OF H.O.D.

SIGNATURE OF LECTURER