	FIND SCI	HOOL OF ENGG. & TECH., MARSHAGHAI
	DEPARTMI	ENT OF ELECTRONICS & TELECOMMUNICATION ENGINEERING
		LESSON PLAN
BRANCH :	SEMESTER : 5TH	NAME OF THE TEACHING FACULTY :
ETC ENGINEERING	510	MR. ADITYA NARAYAN JENA
SUBJECT : VLSI & EMBEDDED SYSTEM	NO. OF DAYS PER WEEK CLASS ALLOTTED : 05	SEMESTER FROM DATE: 01.08.2023 TO 30.11.2023
WEEK	CLASSDAY	THEORY TOPICS
1 <sup>st</sup>	1 <sup>st</sup>	1.INTRODUCTION TO VLSI AND MOS TRANSISTOR
		HISTORICAL PERSPECTIVE-INTRODUCTION, CLASSIFICATION OF CMOS DIGITAL
	2 <sup>nd</sup>	INTRODUCTION TO MOS TRANSISTOR AND BASIC OPERATION OF MOSFET
	3 <sup>rd</sup>	STRUCTURE AND OPERATION OF NMOS ENHANCEMENT TYPE MOSFET
	4 <sup>th</sup>	STRUCTURE AND OPERATION OF CMO
	5 <sup>th</sup>	MOSFET VI CHARACTERSTICS
2 <sup>ND</sup>	1 <sup>st</sup>	WORKING OF MOSFET CAPACITANCES
	2 <sup>nd</sup>	MODELLING OF MOS TRANSISTORS,CONCEPT OF SPICE LEVEL-1 MODELS,LEVEL-2 MODELS,LEVEL-3 MODEL
	3 <sup>rd</sup>	DESIGN FLOW CIRCUIT PROCEDURES
	4 <sup>th</sup>	VLSI DESIGN FLOW
	5 <sup>th</sup>	Y-CHART
3 <sup>RD</sup>	1 <sup>st</sup>	DESIGN HIERARCHY
	2 <sup>nd</sup>	VLSI DESIGN STYLES-FPGA,GATE ARRAY DESIGN
	3 <sup>rd</sup>	STANDARD CELL BASED DESIGN STYLE, FULL CUSTOM DESIGN STYLE
	4 <sup>th</sup>	2.FABRICATION OF MOSFET
		SIMPLIFIED PROCESS SEQUENCE FOR FABRICATION
	5 <sup>th</sup>	BASIC STEPS IN FABRICATION PROCESS FLOW
4 <sup>TH</sup>	1 <sup>st</sup>	FABRICATION PROCESS OF NMOS TRANSISTOR
	2 <sup>nd</sup>	FABRICATION PROCESS OF NMOS TRANSISTOR
	3 <sup>rd</sup>	CMOS N-WELL FABRICATION PROCESS FLOW
	4 <sup>th</sup>	CMOS N-WELL FABRICATION PROCESS FLOW
	5 <sup>th</sup>	MOS FABRICATION PROCESS BY N-WELL ON P-SUBTRATE
5 <sup>TH</sup>	1 <sup>st</sup>	REVISION
	2 <sup>nd</sup>	CMOS FABRICATION PROCESS BY P-WELL ON N-SUBTRATE
	3 <sup>rd</sup>	LAYOUT DESIGN RULES

	4 <sup>th</sup>	STICK DIAGRAMS OF CMOS INVERTER
	5 <sup>th</sup>	3.MOS INVERTER
		BASIC NMOS INVERTERS
	1 <sup>st</sup>	WORKING OF RESISTIVE-LOAD INVERTER
	2 <sup>nd</sup>	INVERTER WITH N-TYPE MOSFET LOAD-ENHANCEMENT LOAD
6 <sup>тн</sup>	3 <sup>rd</sup>	DEPLETION NMOS INVERTER
	4 <sup>th</sup>	CIRCUIT OPERATION OF CMOS INVERTER
	5 <sup>th</sup>	CHARACTERSTICS AND INTERCONNECT EFFECTS OF CMOS INVERTER, DELAY TIME DEFINATIONS
	1 <sup>st</sup>	CMOS INVERTER DESIGN WITH DELAY CONSTRAINTS-TWO SAMPLE MASK LAY OUT FOR P-TYPE SUBTRATE
	2 <sup>nd</sup>	4.STATIC COMBINATIONAL,S EQUENTIAL,DYANA MICS LOGIC CIRCUITS AND MEMORIES
7 <sup>TH</sup>		DEFINE STATIC COMBINATIONAL LOGIC, WORKING OF STATIC CMOS LOGIC CIRCUITS (TWO-INPUT NAND GATE)
	3 <sup>rd</sup>	CMOS LOGIC CIRCUITS(NAND2 GATE)
	4 <sup>th</sup>	CMOS TRANSMISSION GATES(PASS GATE)
	5 <sup>th</sup>	BASICS OF COMPLEX LOGIC CIRCUITS, CLASSIFICATION OF LOGIC CIRCUITS BASED ON THEIR TEMPORAL BEHAVIOUR
	1 <sup>st</sup>	SR FLIP LATCH CIRCUIT, CLOCKED SR LATCH WORKING
	2 <sup>nd</sup>	CMOS D LATCH OPERATION
	3 <sup>rd</sup>	INTRODUCTION TO MICROPROCESSOR AND
8 <sup>TH</sup>	4 <sup>th</sup>	BASIC PRINCIPLES OF DYANAMIC PASS TRANSISTOR CIRCUITS; DYNAMIC RAM, SRAM
	5 <sup>th</sup>	OPERATION OF FLASH MEMORY
9 <sup>тн</sup>	1 <sup>st</sup>	REVISION
	2 <sup>nd</sup>	5.SYSTEM DESIGN METHOD AND SYNTHESIS
		DESIGN LANGUAGE(SPL AND HDL) AND EDA TOOLS
	3 <sup>rd</sup>	VHDL AND PACKAGE XLINX
	4 <sup>th</sup>	DESIGN STRATEGIES AND CONCEPT OF FPGA WITH STANDARD CELL BASED DESIGN
	5 <sup>th</sup>	VHDL FOR DESIGN SYNTHESIS USING CPLD OR FPGA
	1 <sup>st</sup>	BASIC IDEA OF RASPBERRY PI
10 <sup>TH</sup>	2 <sup>nd</sup>	6.INTRODUCTION TO EMBEDDED SYSTEMS
		OVERVIEW OF EMBEDDED SYSTEMS, LIST OF EMBEDDED SYSTEMS
	3 <sup>rd</sup>	CHARACTERSTICS OF EMBEDDED SYSTEMS

4 <sup>th</sup>	DIGIAL CAMERA-COMPONENTS AND OPERATION
5 <sup>th</sup>	EMBEDDED SYSTEM TECHNOLOGIES-TECHNOLOGY FOR EMBEDDED SYSTEMS
1 <sup>st</sup>	PROCESSOR TECHNOLOGY, IC TECHNOLOGY
2 <sup>nd</sup>	DESIGN TECHNOLOGY-PROCESSOR TECHNOLOGY
3 <sup>rd</sup>	GENERAL PURPOSE PROCESSORS-SOFTWARE
4 <sup>th</sup>	BASIC ARCHITECTURE OF SINGLE PURPOSE PROCESSORS-HARDWARE
5 <sup>th</sup>	APPLICATION-SPECIFIC PROCESSORS, MICROCONTROLLERS, DIGITAL SIGNAL PROCESSORS(DSP)
1 <sup>st</sup>	IC TECHNOLOGY-FULL CUSTOM/VLSI
2 <sup>nd</sup>	SEMI CUSTOM ASIC(GATE ARRAY AND STANDARD CELL)
3 <sup>rd</sup>	OPERATION OF PROGRAMMABLE LOGIC DEVICE(PLD)
4 <sup>th</sup>	BASIC IDEA OF ARDUINO MICROCONTROLLER
5 <sup>th</sup>	REVISION
	5 <sup>th</sup> 1 <sup>st</sup> 2 <sup>nd</sup> 3 <sup>rd</sup> 4 <sup>th</sup> 5 <sup>th</sup> 1 <sup>st</sup> 2 <sup>nd</sup> 3 <sup>rd</sup> 4 <sup>th</sup>

Amarendra Saha

SIGNATURE OF H.O.D

Aditya Nanayan Jena

## SIGNATURE OF LECTURER