## PNS SCHOOL OF ENGG. & TECH., MARSHAGHAI DEPARTMENT OF ELECTRONICS & TELECOMMUNICATION ENGINEERING

## **LESSON PLAN**

BRANCH : ETC &	BRANCH : ETC & SEMESTER : NAME OF TEACHING FACULTY :				
COMP. SC ENGINEERING	<b>4TH</b>	ER. ADITYA NARAYAN JENA			
SUBJECT :	NO. OF DAYS/	SEMESTER FROM DATE : 04.02.2025 TO 17.05.2025			
Microprocessor & Microcontroller	PER WEEK CLASS ALLOTTED : 05	NO. OF WEEKS : 15			
WEEK	CLASSDAY	THEORY TOPICS			
	1st	<b>1.8085 microprocessor</b> Discussion of microprocessor and its application			
	2nd	Distinguish between microprocessor and microcomputer			
1ST	3rd	Discussion of Bus system in processor			
	4th	Pin configuration of Intel 8085 microprocessor			
	5 <sup>th</sup>	Revision			
	1st	Pin configuration of Intel 8085 microprocessor			
	2nd	Pin configuration of Intel 8085 microprocessor			
2ND	3rd	Architecture of Intel 8085 processor			
	4 <sup>th</sup>	Architecture of Intel 8085 processor			
	5 <sup>th</sup>	Revision			
	1st	Registers of Intel 8085. Distinguish between SPR and GPR			
	2nd	Stack, stack pointer and stack top			
3RD	3rd	8085 interrupts			
	4 <sup>th</sup>	2.Instruction set and A Addressing modes in Intel 8085			
	5 <sup>th</sup>	Revision			
	1st	Types of instruction			
	2nd	Simple programming examples			
4TH	3rd	Basic assembler Directives			
	4th	Programming on logic operations			
	5 <sup>th</sup>	Revision			
	1st	Programming on logic operations			
5TH	2nd	Programming on Counter			
	3rd	Programming on Delay			

	4 <sup>th</sup>	Programming on looping, counting, Indexing(JMP and CALL)
	5 <sup>th</sup>	Revision
6ТН	1st	Compare between two numbers, Arrray Handling, code conversion
	2nd	Memory & I/O addressing
	3rd	<b>3.Timing diagram</b> T-state, Fetch cycle, Machine cycle and Instruction cycle
	4th	Differentiate between Instruction cycle, machine cycle and T state
	$5^{\text{th}}$	Revision
<b>7</b> TH	1st	Timing diagram of memory read, memory write, opcode fetch machine cycle.
	2nd	Timing diagram of I/O read & I/O write machine cycle.
	3rd	Timing diagram of MOV, MVI.
	4th	Timing diagram of LDA.
	5 <sup>th</sup>	Revision
	1st	4. Microprocessor based system development Aids.
8TH		Concept of Interfacing .
	2nd	Memory mapping and I/O mapping.
	3rd	Pin configuration of Intel 8255.
	4th	Memory interfacing with RAM and EPROM .
	5 <sup>th</sup>	Revision
	1 st	ADC and DAC interfacing
	2nd	Traffic light controlling, stepper motor control, 7 segment display.
9ТН	3rd	Concept of DMA controller, USART.
	4th	<b>5.8086 Microprocessor</b> Registers in 8086.
	5 <sup>th</sup>	Revision
	1st	Internal architecture of Intel 8086, maximum and minimum mode.
10711	2nd	Internal architecture of Intel 8086, maximum and minimum mode .
<b>10TH</b>	3rd	Internal architecture of Intel 8086, maximum and minimum mode.
	4th	Class test .
	5 <sup>th</sup>	Revision
	1st	Pin details of 8086.
11TH	2nd	Pin details of 8086.
	3rd	Pin details of 8086.

	4.	Addressing modes of 8086
	4 <sup>th</sup>	Addressing modes of 8086
	5 <sup>th</sup>	Revision
	1 st	Interrupts in 8086.
	2nd	Instruction set of 8086.
12TH	3rd	Simple programming in8086.
	4 <sup>th</sup>	Simple programming in 8086.
	5 <sup>th</sup>	Revision
	1st	6. Microcontroller
		Distinguish between Microprocessor & Microcontroller .
13TH	2 <sup>nd</sup>	8 bit & 16 bit microcontroller
	3rd	CISC & RISC processor.
	4th	Architecture of 8051 Microcontroller.
	5 <sup>th</sup>	Revision
	1st	Signal Description of 8051 Microcontrollers
14TH	2nd	Memory Organisation-RAM structure, SFR
	3rd	Registers, timers, interrupts of 8051 Microcontrollers
	4th	Addressing modes of 8051
	5 <sup>th</sup>	Revision
	1st	Simple 8051 Assembly Language Programming Arithmetic&
		Logic Instructions , JUMP, LOOP, CALL Instructions, I/O Port
15TH		Programming
	2nd	Interrupts, Timer & Counters, Serial Communication
	3rd	Microcontroller interrupts and interfacing with 8255
	4th	Final revision, previous year questions discussion.
	$5^{\text{th}}$	Final Revision

Aditya Nanayan Jena

SIGNATURE OF LECTURER

Amarendre Scha

SIGNATURE OF H.O.D